We've updated our Privacy Policy to make it clearer how we use your personal data.

We use cookies to provide you with a better experience. You can read our Cookie Policy here.

Advertisement
Evatronix Enhances its USB Portfolio with HSIC Compatible PHY IP
Product News

Evatronix Enhances its USB Portfolio with HSIC Compatible PHY IP

Evatronix Enhances its USB Portfolio with HSIC Compatible PHY IP
Product News

Evatronix Enhances its USB Portfolio with HSIC Compatible PHY IP


Want a FREE PDF version of This Product News?

Complete the form below and we will email you a PDF version of "Evatronix Enhances its USB Portfolio with HSIC Compatible PHY IP"

First Name*
Last Name*
Email Address*
Country*
Company Type*
Job Function*
Would you like to receive further email communication from Technology Networks?

Technology Networks Ltd. needs the contact information you provide to us to contact you about our products and services. You may unsubscribe from these communications at any time. For information on how to unsubscribe, as well as our privacy practices and commitment to protecting your privacy, check out our Privacy Policy

Evatronix SA and USB 2.0 IP, have announced the introduction of a High Speed Inter-Chip (HSIC) compatible PHY IP for significant power and area savings in USB 2.0 chip-to-chip connections.

Implementation of the HSIC technology enables setting up a direct connection on a PCB board between a USB Host chip and other on-board USB devices. The HSIC standard features much less power consumption thanks to elimination of requirements to support long external USB cables while remaining USB protocol compliant and thus USB software compatible.

The possibility for straightforward use of all the available USB software gives HSIC an advantage over other inter-chip connection standards, like I2C.

“The introduction of the USBHSIC-PHY is the next step in the Evatronix strategy of delivering complete USB solutions,” said Wojciech Sakowski, Evatronix CEO. “With a silicon-proven suite of controllers, software stacks and OS drivers already in our portfolio, we are now complementing our offering with the USBHSIC-PHY to enable straightforward implementation of the USB 2.0 chip-to-chip connectivity with all components from a single IP vendor.”

Through the implementation of a 240MHz DDR interface the HSIC standard provides full support for the 480Mbps data transfer of the USB protocol. By elimination of 3.3 and 5V signaling the HSIC interface enables significant silicon area and power savings in comparison to standard cable USB 2.0 PHYs.

Advertisement